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Abstract 
To solve a performance bottle neck in random access LANs due to packet collisions 
and their resolution, collision avoidance switches are introduced. These switches allow ran-
dom access protocols to achieve high performance by resolving collisions among packets. A 
conventional hardware implementation of these switches is the use of TTL chips. In this 
implementation; a handful of TTL chips are required to forma single switch ( e.g., 18 TTL 
chips are needed for an implementation of the CAMB switch [7]). Thus, implementation of 
a complete network, which requires severa! of these switches, could very well result in a large 
and complex hardware system. 
Today's modern chip technology allows us to pack large quantity of logic in a single chip. 
By transferring the conventional implementation of the collision avoidance switches into a 
VLSI chip, the complexity of the resultant hardware is greatly reduced, not to mention the 
improvement in hardware performance and ease of packaging. 
This report provides an overall study of the collision avoidance protocols for the tree 
LANs with emphasis on the implementation of collision avoidance switches. Hardware im-
plementations of sorne of these switches are discussed. And a VLSI implementation of the 
CAMB switch protocol is introduced. 
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1 Introduction 
Multiple access protocols can be classified broadly into two classes: random/contention 
access protocols and controlled access protocols. The main difference between the two is 
their key approach to determine who gets to use the channel when there is competition for 
it. The random access protocols allow stations to send packets as soon as they are available. 
If collisions occur, the sender retransmits packets until they are successfully received by the 
destination stations. Whereas in controlled access protocols collisions are avoided by using 
polling mechanism coordinating access of the stations to the channel. 
Random access protocols exhibit small packet delays under light traffic conditions, while 
controlled access protocols are efficient when traffic is heavy. The most attractive aspects 
of the random access protocols are their simplicity, and distributive nature. Networks that 
use random access protocols appear to be more robust because there is less or no exposure 
to the failure of a few master nodes. 
Regardless of the random access protocols' attractive features, these protocols face a per-
formance bottleneck under heavy traffic conditions due to packets collisions. Most random 
access protocols handle collision by using sorne channel capacity to perform transmissions 
scheduling among contending stations. But a better approach which <loes not have to sac-
rificed the channel capacity is to use collision avoidance switches. These switches arbitrate 
random access to a shared communication channel. While the channel is being used by 
one station, other stations are blocked from using it hence prevent the collisions. Networks 
based on these switches can use simple access protocols to provide low packet delay under 
light load, and they do not waste channel utilization due to collision resolution and the 
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transmission of collided packets. 
In this paper we present sunimary of sorne tree LANs architecture that utilize collision 
avoidance switches protocols: broadcast star (Section 2), Collision A voidance Single Broad-
cast (CASB) trees (Section 3), Tinker Tree (Section 4), and Collision Avoidance Multiple 
Broadcast Tree (CAMB) trees (Section 5). The CAMB tree architecture is proposed in [3]. 
This tree architecture allows concurrent broadcasts within non-intersecting subtrees. The 
CAMB tree combines the benefits of random access (low delay when traffic is light; simple, 
distributed, and therefore robust protocols) with concurrency of transmission, high through-
put, and excellent network u.tilization [5]. More detail discussion of this CAMB tree LAN,s 
architecture is given in Section 5. Section 6 introduces an implementation of the CAMB tree 
switch in VLSI technology. This is accompanied by detail description of implementation 
approach, hardware schematics, layout, testing, and performance analysis. 
2 Broadcast Star Network 
This is the simplest kind of the collision avoidance switch protocols. In this network archi-
tecture [6], stations are directly connected by full cluplex channels to a central switch, thus 
resulting in the star topology. The switch may be functionally viewed as containing two 
components: the selector and the broadcaster as shown in Figure l. 
In a normal operation, the selector selects one packet from the Uplinks and transmits 
this packet on a single output line to the broadcaster. Upon receiving the packet, the 
broadcaster broadcasts it to all stations through Downlinks. When the selection component 
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uplink to parent 
Selector selecte pac e 
uplinks from stations 
downlink from parent 
Broadcaster 
downlinks to stations 
Figure 1: Broadcast Star Switch Architecture 
is busy; arriving packets via U plinks are simply discarded. Thus when two or more packets 
contend for the output line, it is guaranteed that one of the packets acquires the line and is 
successfully transmitted on it. As the result, no channel time is wasted in the transmission 
of collided packets, and the traditional penalty of random access is eliminated. 
The station protocol for the broadcast star network architecture can be briefiy summa-
rizecl as follow (4]: 
• A sta.tion tra.nsmits a packet as soon as one is a.va.ila.ble. 
• After a propa.ga.tion dela.y to a.nd from the switch, the sta.tion monitors its Downlink 
for the sta.rt of its packet. 
• If the sta.tion does not see the start of its packet, then it retransmits the packet imme-
cliately, 
• else the station does see its packet and knows that the packet has won the switch and 
8 
will be broadcast in its entirety. 
The Broadcast Start Network does not require mínimum size for the packet length. 
Furthermore; communication to and from the switch is over point-to-point links. Thus 
its architecture is suitable for the use in the domain of high-speed optical networking. 
This is discussed in more detail in [5]. 
3 Collision Avoidance Single Broadcast (CASB) Tree 
A CASB tree is similar to a Broadcast Star but has a general rooted tree topology, as shown 
in Figure 2a. The nodes of CASB tree consist of switches each of which contains a selector 
and a broadcaster, as shown in Figure 2b. 
The swikh for CASB tree architecture is very similar to the Broadcast Star switch, except 
there is no link between selector and broadcaster components within the switch. Instead the 
selector passes its output to its parent switch, and the broadcaster receives its input from 
its parent switch. 
Stations in the CASB network use the same protocol as in the simple Broadcast Star 
network. However, the packet climbs the tree by being selected by each switch along the 
packet's path to the root. The root switch serves the same function as the central switch in 
the Broadcast Star. Any packets selected by the root's selector is broadcast to its children. 
These children repeat the broadcast to their children and so forth until the broadcast reaches 
every station. Thus this produces distributed effect of the packet section over several levels 
of switches. 
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(a) 
uplink to parent downlink from parent 
Selector Broadcaster 
uplinks from stations ( b ) downlinks to stations 
Figure 2: CASE Tree Network a.nd Switch Architecture. 
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Three main advantages of CASB tree over the simple broadcast star network architecture 
are: 
• The CASB tree allows easy expansion when the fanout of a switch is fully occupied. 
Because all switches in the network are identical, expansion simply requires connection 
of a new switch as a child of the full switch. 
• The CASB tree provides sorne tolerance to the vulnerability of the network switches. 
This is because of distributive nature of the CASB tree. 
• The cabling cost for CASB tree is much less excessive than the Broadcast tree. This is 
because CASB tree allows cables to be shared instead of running a separate cable for 
each station to a central switch. 
4 Tinker Tree 
Tinker Tree is a point-to-point network which uses collision avoidance and random access 
protocols. The switches are connected to each other using full duplex connections in a 
tree-like structure. Packets are routed by the switches along the unique path using address 
information contained in packet headers. Tinker Tree allows concurrent packet transmissions 
if the transmission paths do not · overlapped. Contention along overlapping path segments 
is resolved by the collision avoida.nce circuitry in the switches. Basically, when contention 
occurs, only one packet is a.llowed to access the transmission line and others are blocked and 
need retra.nsmission by their source stations. This is illustrate in Figure 3. 
Two possible architecture of Tinker tree's switches are introduced in [4]. One of which 
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switch wilh collision av 
7 l~b 
is shown in Figure 4a. 
' ' 
' 
' 
' 
' ' 
' 
Ü stationsO 
Figure 3: Tinker Tree Network. 
In this architecture, the switch consists of four components: Uplink Selector, Router, 
Downlink Selector, and the second Router. The Uplink Selector is identical to the Uplink 
Selector of the CASB switch. The Router responsible for selection of packets to either the 
parent U plink or the Downlink selector. The Downlink Selector functions exactly like the 
Uplink Selector by providing collision avoidance among its two inputs. Lastly, the second 
Router obtains its input from the Downlink Selector, and routes the packet to one of the child 
Downlinks according to the addressing information in the packet's header. This a.rchitecture 
supports at most two simultaneous tra.nsmissions, as illustrates in Fígure 4b. 
Since Tinker tree is not a broadcast in nature, detection of transmission success and 
failure requires extra mechanism. One method, which is suggested in [4], that could be used 
to detect blocked packets, is to ha.ve the destination station sends a short acknowledge packet 
to the source station if the packet has been successfully transmitted. In addition, the source 
station learns of transmission failure by timing out on the receipt of an acknowledgement. 
uplink to parent downlink from parent 
Router Downlink Selecto 
Uplink Selector Router 
uplinks from stations downlinks to stations 
(a) 
l Router J l Downlink SelectoJ 
l Uplink Selector] l Router J 
(b) 
Figure 4: Possible Tinker Switch Implementation. 
5 Collision Avoidance Multiple Broadcast (CAMB) 
Tree 
The CAMB tree architecture is proposed in [3]. The CAMB tree is a CASB tree with mod- .· 
ified switch that allows broadcast to the subtree below any switches. A packet reaches its 
destination by climbing the tree and being broadcast by its proper ancestor to the sub-
tree below. The proper ancestor of a packet is the switch that roots the minimal subtree 
containing both the source and destination stations of the packet. 
5.1 CAMB Switch Architecture 
The CAMB switch has three components: the Uplink Selector (US), the Address Recognizer 
(AR), and the Downlink Selector (DS), as shown in Figure 5. 
uplink to parent 
Address Recogniz r 
Uplink Selecto 
uplinks from stations 
downlink from parent 
Dow.nlink BeletctQ lOroadCas erJ 
downlinks to stations 
Figure 5: CAMB Switch Architecture 
The US implements collision avoidance among packets arriving on children Uplinks. The 
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first packet arriving on an Uplink is accepted and its bit stream is passed to the AR. Any 
packets arrives at the US while it is busy are blocked. The AR determines whether or not 
to broadcast the packets. lf the switch is not the proper ancestor of the packet, the AR 
transmits the packet to the parent U plink. Otherwise, if the switch is the proper ancestor of 
the packet then AR chooses to broadcast the packet by passing the packet to DS. However, 
if DS is busy at that time, the AR discards the packet it is receiving (broadcast preemption). 
Else the DS is idle and AR transmits the packet to the DS. The AR also transmits a copy a 
copy of packet to the parent Uplink if the switch is the proper ancestor. This is to keep the 
US of a switch above the packet 's proper ancestor busies. Thus prevent stations beneath that 
switch from using the switch as a broadcast point. This makes the packet 's own broadcast 
less vulnerable to abortion. 
The DS receives packets from either the AR or the parent Downlink. Packets received 
from the parent Downlink are given priority over those received from the AR. Otherwise 
it would be possible for a source station to receive the broadcast of its packet without the 
broadcast being received by the destination station. If the DS is busy broadcasting a· packet 
from the AR when packet from the parent Downlink arrives, the AR-broadcast is terminated 
and packet from the parent Downlink is broadcast instead (broadcast abort.ion). 
5.2 Station Protocol 
The CAMB tree's station protocol is based upon the station monitoring its Downlink for the 
broadcast of its packet. Because of the possibilities of broadcast abortion and preemption, 
the CAMB tree's station protocol requires that a station see the broadcast of its entire 
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packet. The CAMB tree's station protocol can be briefiy summarized as follow: 
A station transmits a packet as soon as oile is ready, starting at say, time t. The station 
monitors the Downlink for the packet broadcast. Packet is retransmitted if the station does 
not see the start of its packet by the time t + Rpa ( where Rpa = round trip propagation 
delay between the station and the proper ancestor. This value can be determined during 
network initialization). Packet is considered successfully transmitted only if the station sees 
the broadcast of the whole packet, since broadcast abortion is possible. 
5.3 Concurrency ·: · Effects of Climbing Packets 
Concurrency is made possible by the point-to-point, segmented nature of the network which 
allows broadcasting to subsets of the tree. As pointed out earlier, packet at its proper 
ancestor will be transmitted by the AR to both DS and the parent Uplink. Every time 
a packet climbs above its proper ancestor, it busies the US of the switch above its proper 
ancestor. As the result, it partitions the tree into broadcast domains. Within each of these 
partitions, broadcast may occur. However, any attempt to transmit from within a partition 
to a. destination outside the partition will not succeed. This is illustrates in Figure 6. 
In the Figure 6, each indicated transmission is possible except for the one marked with 
the cross (beca use the parent of its partition is busy). 
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Figure 6: Partitioning of CAMB Tree by Climbing Packet. 
17 
5.4 Suitability of CAMB tree networks for High-Speed/Optical 
Networking 
Sorne aspects of the CAMB tree network which suggests its suitability for use in the high 
speed, optical networking are summarized as follow : 
• The CAMB tree networks provide point-to-point physical architecture which is com-
patible to fiber optics technology. 
• The switch protocol can be implemented using current photonic device techri.ology . 
because of its simplicity. Furthermore, the switch <loes not store and forward packets; 
the memory required by the switch is small and can be of the form of FIFO storage. 
This allows the possibility of using fiber optic delay lines as a storage mechanism. 
Detail discussion of the photonic implementation of CAMB tree switch can be found 
in [5]. 
• There is no mínimum packet duration requirement in the CAMB tree network. Hence, 
doubling the channel speed <loes not violate any protocol requirements in CAMB tree 
architecture. 
• The use of high channel speed in the CAMB tree reduces the probability of broad-
cast preemption and abortion, and thus reduces the average transmission time of the 
packets. 
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5.5 Performance of CAMB tree networks 
In the preformance study of CAMB tree given in (5], it is shown that the CAMB tree 
network gives better performance than the broadcast star network. Furthermore, increasing 
the channel speed of the network to the optical range of 1 Gbit/sec dramatically reduces the 
transmission delay in the CAMB tree networks. 
6 Implementation of The CAMB Switch in VLSI Tech-
nology 
6.1 Speci:fication 
This section provides a specific implementation of the CAMB switch in the form of high 
level clescription of specification [7]. 
• Switch Interface 
The following is a list of specific interface requirements for this implemeritation of the 
CAMB switch; Figure 7. 
- Each switch has four Uplinks and four Downlinks. This means leaf switches can 
interface with four devices ( stations). Thus, the network formed by these switches 
will appear like a 4-ary tree. 
- Each switch is connected to its parent switch with one Uplink and one Downlink. 
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Upl.ink to parent Downl.ink from parent 
Data Control 
Data Control 
STATION 1 STATION 2 STATION 3 ·STATION 4 
Figure 7: CAMB Switch Interface 
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- Each Up/Downlink consists of two lines: Data line and Control line. The Data 
line is used to transmit data from switch to switch. Whereas the Control line acts 
as the indicator for beginning and ending of packet transmission. 
6.2 Data Format 
CONTRO~ 
DATA Destination Address Control Bit Packet Size Data 
Figure 8: Data Format 
• Control Format (Control line) 
The control line for this implementation of the CAMB tree LANs is used as the trans-
mission controller (Figure 8). This signal tells the beginning and ending of the trans-
mission. The beginning of transmission is indicated by the rising edge of the control 
signal. The control signal remains high as long as there is a valid packet transmission 
in the data line. The falling edge of the control signal indicates the ending of the 
transmission. 
• Packet Format (Data line) 
The packet format for this implementation of the CAMB tree LANs comprises of four 
fields (Figure 8): the Destination Address Field, the Control Bit Field, the Packet Size 
Field and the Data Field. Out all of these four fields, only the first two are tised by 
the switch. 
- The Destination Address Field indicates the destination address of the packet. 
This field is assigned to be 8 bits long. 
The Control Bit Field is 1 bit long field. Packet that reached its proper ancestor 
will also be sent up to busy its parent nodes, the climbing packet. However, 
this climbing packet should not be broadcasted again. Thus, this field is used 
to indicate if the packet has reached its proper ancestor. This bit is initially set 
to 1 by the sending station. It remains 1 until the packet reaches the proper 
ancestor. At its proper ancestor switch, this bit is reset to O, and, from then, it 
aCts as a climbing packet. At the same time, the packet's proper ancestor also 
transmits another packet clown to its children switches, the broadcast packet. 
And to ensure that the broadcast packet correspond to its check-sum and other 
coded fault detection values, the Control Bit Field of this broadcast packet is 
unchanged. 
The Packet Size Field indicates number of bits contained in the data field. This 
information is used by the stations (not by the switches) to determine whether 
the packet has been aborted. If the Packet Size Field is equal to the size of the 
data field, the packet is successfully transmitted, otherwise, abortion occured. 
Note that, depending on higher layer protocols, other overhead information such 
as source address and CRC may be necessary in the packet. 
The Data Field contains transmission message from source to destination devices 
(stations). 
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6.3 Addressing Scheme 
The addressing scheme assume in this CAMB switch design is illustrated in the Figure 9. 
LEVEL 1 
LEVEL 2 
LEVEL 3 
SW=OOOOOO 
OOOOOOxx 
LEVEL 4 
LEVEL 5 
o 
• 
3 
SW=OOOOOl 
OOOOOlxx 
• • 
4 
SW = Switch Address 
7 
SW=OO 
• 
OOllxxxx 
• • 
• • 
x = The Destination Address bit which is not 
checked by the switch 
Figure 9: Addressing Scheme 
Stations( devices) are ordered in ascending ordered from left to the right of the tree. Each 
station has a 2 * (M - 1) bit long address, where 1\11 is the height of the tree. Address are 
assigned to the switches in the following way. The level i switches have a 2 * ( i - 1) bit long 
address. The address of a switch on the level ,i matches with the :first 2 * ( i - 1) bits of the 
address of all the station in the subtree. 
This stations and switches numbering scheme makes it easy for a switch to determine 
whether it is the proper ancestor of a packet. A switch on level i checks 2 * ( i - 1) leftmost 
bit of the Address Field of a packet. lf it is equal to its own address, then it is the proper 
ancestor of the packet. In this case, the packet is sent to both the parent switch ( climbing) 
and the Downlink switches (broadcast). Otherwise, the packet is only sent upward to the 
parent switch. 
Figure 9 illustrates a transmission of a packet from station A ( address 00000000) to 
station B (address 00000100) as an example. The immediate parent of switch A, switch 
. . 
z. (addres.s 000000), .checks the destination of the packet (Destination Address Field). As 
.. the six leftmost bits of the destination address (000001) is different from address of the 
switch Z (000000), Z sends the packet up to its only parent switch Y. Switch Y performs 
the same packet address checking but only on the four leftmost bits. This time, the switch 
address (0000) and packet address (0000) match. Realizing that it is the proper ancestor of 
the packet, switch Y broadcast the packet to its children. The packet is also sent upward 
( climbing packet) to the parent switch (X). In addition, the Control Bit Field of the cli'mbing 
packet is reset to O by the proper ancestor (Y) to inclicate that the packet has alreacly been 
broadcasted. 
At switch X, the two leftmost bits of the destination address field of the packet(OO) is 
comparecl with the switch address (00). Since both of them are the same, switch X knows 
that it is the ancestor of the packet. However, if switch X actually broadcasts the packet, the 
packet will be broadcasted twice. This will tremendously decrease the performance of the 
. network. To avoid this, the switch checks the Control Bit Field of the packet header before 
broadcasting the packet. The value O, indicates that the packet has a.lready been broadcasted 
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by its proper ancestor, so the switch only transmits this packet upward to its parent switch 
(this is what happens at switch X). Otherwise, the switch broadcasts the packet if it is the 
proper ancestor. 
6.4 Implementation Approach 
The implementation of the CAMB switch, from its specification given above, is broken clown 
into number of hierarchical level, as shown in Figure 10. Schematics for each of these parts 
are given from Figure 15 to Figure 37, in their hierarchicallevel order~ 
CAMB SWITCH 
UPLINK SELECTO 
ADDRESS RECOGNIZE 
<Priority Priority Resolver 
Binary Counter 
start Recognizer 
Synchronizer 
Mux 
Cornparator 
AR-shift Reg --- Shift Register 
Routing Logic---sync 
End Recognizer 
Reset Controller 
Down Synchronizer 
DOWNLINK SELECTO 
Selector 
Figure 10: Implementation Hierarchy 
The description of first few levels of implementation hierarchy are g1ven m the next 
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section with the hope that the rest are self explanatory. 
6.5 Implementation 
The implementation of the switch is broken in to three main parts ( described in section 5.1): 
the U plink Selector, the Address Recognizer and The Downlink Selector. 
• The U plink Selector 
The implementation of the Uplink Selector (Figure 11) is further broken into four patts: 
To Address Recognizer 
Data Control 
New bar Dsel e sel 
- ~ 
Priority Resolver Mux 
e ¡....-
-1 
' 
J-o, 
.start Recoqnizer 4.L.. synchronizer / 
I' 
4~ 4 ¡..-1 ,,,. 
DO •• 3 CO •• 3 
Data Control 
Uplinks from Children 
Figure 11: Uplink Selector's Implementation Hierarchy 
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- The Synchronizer responsible for aligning the incoming packet with the switch's 
internal dock. One important observation: if several switches in the network share 
the same dock signal, this unit can be removed to speed up the transmission. 
The Start Recognizer detects the start of the new packet. This unit also allows 
the Uplink Selector to block all other Uplinks' transmission while selected packet 
is being transmitted. 
The Priority Resolver selects one packet from the set of to be transmitted packets, 
at random. 
The Mux which passes only the packet selects by the Priority Resolver up to the 
Address Recognizer. 
Schematic diagrams of the Uplink Selector's implementation is given in Figure 17 to 
Figure 25. 
• The Address Recognizer 
The Address Recognizer (Figure 12) is broken into three main parts: 
- The AR-shift Registers comprises of three shift registers (Figure 29). The Shift-
Register 1 which is responsible for synchronizing of the packet's destination ad-
dress (the Destination Address Field) so that it can be checked with the switch 
address by the Comparator. The Shift-Register 1 also responsible for resetting 
the Control Bit Field of the packet if the switch is the packet's proper ancestor. 
Shift-Register 2 which is responsible for synchronizing data to be sent up to the 
parent switch. The Shift-Register 3 which is responsible for synchronizing the 
control to be sent up to the parent switch. 
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From 
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Figure 12: Address Recognizer's Implementation Hierarchy 
28 
The Comparatormatches the switch address with the packet's destination address. 
- The Routing Logic generates a signal to indicate whether the in-comming packet 
should be sent to the Downlink Selector (broadcast) or not. 
The Reset Controller gener:ates a signal whenever the switch recognizes that it is 
the proper ancestor of the packet. This signal is used by the Shift-Register 1 (in 
the AR-shift Registers) to reset the Control Bit Field of the packet. 
The End Recognízer detects the end of a transmission or interrupt from the parent 
Downlink line (packet abortion). When one of these events happens, the End 
Recognizer sends a reset signal to the U plink Selector. 
Schematic diagrams of the Address Recognizer's implementation is given in Figure 26 
to Figure 34. 
• The Downlink Selector 
The Downlink Selector (Figure 13) compases of two majar parts: 
The Down Synchronizer is used to force the control line to go low when the packet 
abortion occurs. 
The Selector selects a packet either from the parent Downlink or from the Ad-
dress Recognizer to broadcast. Higher priority is given to the parent Downlink's 
packet. So, if a packet from parent Downlink arrives during a packet transmission 
from the Address Recognizer, the selector will abort the broadcast and transmits 
the parent Downlink's packet instead (packet abortion). In addition, any packet 
from Address Recognizer will be blocked during the parent Downlink transmission 
(packet preemption). 
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Schematic diagrams of the Downlink Selector's implementation is given in Figure 3.S 
to Figure 37. 
6.6 Layout 
To obtain layout for the CAMB switch, a standard cell layout synthesis tool, Autocells[9] 
(GDT[9] Version 4.0.lg), is used. Autocells is an automatic place and route tool for laying 
out circuits using standard cells (polycells). Standard cells are small, predefined rectangular 
layout blocks that perform simple logic functions that correspond to low-level icons in a 
schematics. This Autocells is provided as a part of the integrated GDT system. 
The layout produced by this system is shown in Figure 38. This layout is in 3 microns 
P-well standard cmos technology. Routing is done in only 1 layer of metal. And to obtain the 
smallest layout area that can possibly be generated by the Autocells system, all transistors 
are set to its nominal size. 
The resultant layout has the dimension of 1497 .. 5 (wiclth) by 1.549 . .S (height) microns. 
Input and output ports of the switch are arrangecl as shown in Figure l.S. 
6. 7 Performance of the Layout 
Circuit and layout testing is accomplished with Lsim[9] simulator (GDT version 4.0.lg). 
Three basic simulation algorithms are supported by the Lsim simulator. These include sys-
tem or logic simulation with single direction signal flow, bi-directional switch level simulation, 
and ADEPT circuit and analog level simulation. In this CAMB switch implernentation, the 
bi-directional switch level simulation is used as the functional testing method. And perfor-
mance of the layout is obtained by using the Lsim's ADEPT mode simulation. 
In one of the test cases, Test Case 7, the switch is driven with the dock speed of 10 
Mhz, which is the normal Ethernet 's channel speed. The result obtained shows correct 
functionality of the CAMB switch's layout with input to output delay of 32. 78 ns. 
6.8 Signals' Descriptions 
. This section. pro.vides descriptions to signals which are used in later sections and schematic 
diagrams. 
Signals 
Inputs 
CLKK 
RESET..BAR 
D0 .. 3 
C0 .. 3 
Pd 
Pe 
Internal signals 
New_bar 
Dsel 
Csel.. 
Broadcast 
ParenLint..Bar 
Ddn 
Cdn 
Outputs 
Dup 
Cup 
Dbr 
Cbr 
6.9 Testing 
I Descriptions 
A periodic dock. Ali components used in the design are positive edge triggered. 
The master switch reset signal; When activated, all latches are cleared, 
and New_bar signal is activated. This causes abortion of any ongoing 
transmissions, and put the switch back to its 
"ready to receive new packef' mode. 
Data inputs. The switch supports up to four children stations / devices · 
Control inputs from children stations/ devices. 
Parent switch's downlink data line. 
Parent switch's downlink control line. 
When activated, the switch resets to recieve a new packet. 
This signal is activated if one of the following events occur: 
1) end of packet transmission, 2) interrupt causes by 
transmission from the parent switch, 3) switch reset. 
Data line for selected transmission. 
Control line for selected transmission. 
Indicator for packet broadcast. 
. Indicator for transmission from the parent switch. 
Data line for Downlink Selector. 
Control line for Downlink Selector. 
Data line for upward transmission (to parent switch). 
Control line for upward transmission (to parent switch). 
Data line for broadcast transmission (to children switches). 
Control line for broadcast transmission (to children swi tches). 
Figure 14: Signals' Descriptions Table 
Test waveforms for components used in the design are given from Figure 39 to Figure .54. 
This section gives explanation only to those test waveforms for major components (Figure 44 
to Figure 54) wi th a hope that the rest are self explanatory. Explanation for each test 
vector is accomplished using connection scenario in Figure 7 and descriptions of signals from 
Figure 14. 
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• Test waveform for the Uplink Selector (Figure 44) 
This test case is used to determine the correct functionality of the Uplink Selector. 
Events in the test vector are numbered so that they can be easily refer to, as follow: 
l. Station O requests transmission by raising signal CO. 
2. Completion of transmission from station O. 
3. Station 3 requests transmíssion by raising signal C3. 
4. Completion of transmission from station 3 . 
. 5. Transmission from station 2 is blocked because the switch is processing station 
3's request. 
6. Transmission from station 2 still being blocked because the switch is in the middle 
of transmission (New_bar signal is low). 
7. Transmission from station 2 is serviced. 
• Test waveform for the Address Recognizer (Figure 45) 
This test case is used to determine the correct functionality of the Address Recognizer. 
The address of the switch is set to be 00000010. Events in the test vector are numbered 
so that they can be easily refer to, as follow: 
l. Request of transmission by rasing the Csel. Since the destination address of the 
packet (00000010) is equal to the switch address, transmission to both Cup and 
Cdn is performed. 
2. Transmission of data. 
3. Control Bit Field of the packet (Dsel) is set to high, indicating that the packet 
has not been broadcasted yet. 
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4. U pward climbing packet has the Control Bit Field reset to avoid duplicate broad-
cast. 
5. The Control Bit Field of the hroadcast packet remains the same(high). 
6. Transmission completes. 
7. Reset the state, and ready for new packets. 
• Test waveform for the Downlink Selector (Figure 46) 
This test case is used to determine the correct functionality of the Downlink Selector. 
Events in the test vector are numbered so that they can be easily refer to, as follow:. 
1. Request for broadcast with data in Ddn and control information in Cdn. 
2. Parent switch requests packet transmission. Since, this has a higher priority than 
the broadcast, Ddn broadcast is ahorted (packet abortion). 
:3. Transmission of the parent switch data, Pd, hegins. 
4. Parent switch transmission completes. 
5. Broadcast starts again. 
• Testing of the CAMB Switch (Figure 4 7 to Figure 54) 
The following test ca~es are used to check the performance of the CAMB switch as a 
whole. In all test casses, the address of the switch is set to be 00000010. 
- Test Case 1 (Figure 4 7) 
This test vector shows the scenario where station 1 transmits packet to the desti-
nation station 00010010. Since the switch is not the proper ancestor of the packet, 
it only transmits data upward to its parent switch (through Dup and Cup ). This 
is indicated in the following events: 
l. Station 1 requests transmission to station 00010010. 
2. Data from station 1 is being transmitted. 
3. Transmission completes. 
- Test Case 2 (Figure 48) 
This test vector shows the scenario where station 2's transmission is blocked 
because the switch is transmitting station 1 's packet. This is indicated in the 
following events: 
l. Station 1 requests transmission to station 00010011. 
2. Data from station 1 is being transmitted. 
3. Station 2 requests transmission but is blocked because packet from station 1 
is being transmitted. 
4. Transmission from station 1 completes . 
.5. Station 2's transmission request is accepted. The packet's destination address 
is 10001110 
6. Transmission from station 2 completes. 
Test Case 3 (Figure 49) 
This test vector shows the scenario where station 1 transmits packet to the desti-
nation station 00000010. Since the switch is the proper ancestor of the packet, it 
sends data both upward to its parent switch ( through Dup and Cup) and broa.d-
cast the packet (through Dbr and Cbr). This is indicated in the following events: 
l. Station 1 requests transmission to station 00000010. 
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2. Transmission from station 1 is being broadcasted. 
3. Data from station 1 is being transmitted. 
4. The Control Bit Field of the broadcast data is unchanged . 
.S. The Control Bit Field of the climbing data is reset to prevent multiple broad-
casts. 
6. Transmission from station 1 completes. 
Test Case 4 (Figure 50) 
This test vector shows the scenario where station 1 transmits a climbing packet 
(ie., station 1 can be thought of as the proper ancestor switch of the packet), 
by resetting the Control Bit Field of the packet. E ven though this switch is the. 
proper ancestor of the packet, the switch will not broadcast the packet, since the 
packet is a climbing packet. This is indicated in the following events: 
l. Station 1 requests transmission to station 00000010. 
2. Packet from station 1 is transmitted upward to the parent switch. 
:3. The Control Bit Field of the packet is low, hence, no broadcast is performed. 
4. Inclication of no broadcast . 
.S. Transmission from station 1 completes. 
Test Case 5 (Figure 51) 
This test vector shows the scenario where parent switch's transmission is given 
a higher priority than the broaclcast from a child station (packet abortion). The 
broadcast packet will be dropped once the parent switch requests transmission. 
This is indicated in the following events: 
l. Station 1 requests tra.nsmission to station 00000010. 
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2. Packet from station 1 is transmitted upward to the parent switch. 
3. Packet from station 1 is broadcasted. 
4. The Control Bit Field of the packet frorn station 1 is high. This is why the 
packet can be broadcasted. 
5. The Control Bit Field of the broadcast packet rernains the same. 
6. The Control Bit Field of the upward clirnbing packet is reset to prevent mul-
tiple broadcasts. 
7. Parent switch requests transrnission. 
8. Since parent switch's transmission has a higher priority, the transmission from 
station 1 is aborted and transmission from the parent switch takes over. 
9. Transrnission from parent switch completes. 
Test Case 6 (Figure 52) 
This test vector shows the scenario where parent switch's transmission is given 
a higher priority than the broadcast from a child station. It also shows the 
concurrency in upward transmission to the parent switch and broadcast from the 
parent switch. This is indicated in the following events: 
l. Station 1 requests transmission to station 00000010. 
2. Packet from station 1 is both transmitted upward and broadcasted. 
3. The Control Bit Fielcl of the packet from station 1 is high. This is why the 
packet can be broadca.stecl. 
4. The Control Bit Field of the broadcast packet remains the sarne. 
5. The Control Bit Filed of the upward clirnbing packet is reset to prevent rnul-
tiple broadcasts. 
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6. Parent switch requests transmission. 
7. Since parent switch's transmission has a higher priority, the transmission from 
station 1 is aborted and transmission from the parent switch takes over. 
8. U pward dimbing packet from station 1 is also blocked. 
9. Station 2 requests transmission to station 00010110. 
10. Packet from station 2 is transmitted upward. 
11. Parent switch's transmission completes. 
12. Station 2's transmission completes. 
· - Test Case 7 (Figure 53) 
This test vector is the same as the test vector in Test Case 1. However this test 
case is run in analog simulation with all output terminals (Dbr, Cbr, Dup, and 
Cup) set to drive a load of O. 7 pf. The dock speed is set to 10 Mhz ( which is the 
common Ethernet's channel speed). The obtained result shows that the switch 
still function correctly under these conditions. 
- Test Case 8 (Figure 54) 
The figure for this test case is basically a magnified region of the Test Case 7 ( 
The region is shown in the Figure 53). From this figure, the dela y time for the 
data transmission is obtained. Since all transitions in the circuit happen at the 
raising edge of the dock, the transmission delay is equivalent to the delay from 
the raising edge of the dock to the changing of data value. This delay is measured 
to be 32. 78 ns. 
7 Conclusion and Future work 
In this report, we described and compared several network architectures based on collision 
avoidance protocols: a Broadcast Star, CASB tree, Tinker Tree, and CAMB Tree. 
The CAMB Tree network proposed by [3] has the potential of combining the benefits 
of random access(low delay when traffic is light; simple, distributed, and therefore robust 
protocols) with excellent network utilization and concurrency transmission. We described 
its station protocol and presented an implementation of its switch architecture in VLSI 
technology. The implemented layout is tested with numerous test data. And, in one of the 
test case, its performance is shown to be suitable for standard Ethernet system, with lOMbps 
channel speed. 
As for future work, to obtain the VLSI chip implementation of the CAMB tree switch, 
implementation of chip Input-Output interface (e.g., I/O pad, and drivers) is required. Fur-
thermore, possibility of packing several of CAMB switches in a single VLSI chip should be 
explored. 
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10 Appendix 
This appendix contains schernatic diagrarns, layout, and test waveforrns far a CAMB switch 
irnplernentation. 
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Figure 28: Reset Controller Schematic Diagram 
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Figure 29: AR-shift Register Schematic Diagram 
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Figure 31: Routing Logic Schernatic Diagram 
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Figure 32: Sync Schematic Diagram 
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Figure 33: DFF Pos-Edge-Triggered With Reset Schematic Diagram 
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Figure 34: Comparator Schematic Diagram 
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Figure 35: Downlink Selector Schematic Diagram 
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Figure 36: Down-Synchronizer Schematic Diagram 
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Figure 37: Selector Schematic Diagram 
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Figure 38: Layout of the CAMB Switch 
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Figure 39: Test Waveform For Binary Counter 
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Figure 40: Test Waveform For Comparator 
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Figure 41: Test Waveform For Shift Register 
69 
tatus W ndo• 
Running: Lsim -t semos sn741s153.N 
Tl•e 130 .00 ns Si•ulation tnterua1 
robe D spl~ W ndo• l: t •escale• 2.eenS 
lme • 74.22nS + 
1i11 s0 
lill s 1 
!ill A0 
1!111 A1 
ID A2 
• A3 
• 60 
!ill B 1 
m e3 
DL YA 
u-OH Y'B 
2 10 18 2S 34 42 50 se SS 74 82 90 98 10S 114 122 130 
~----_- -=-- ~ ---- -- -- - - ------- - - - - - -- ~ 
f!!istor~ M1ndow: ,/Lslm.histor~ 
# lnltlal lzation file 
• cannot ffnd probe >s 1 
Figure 42: Test Waveform for SN74LS153 (MUX) 
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Figure 44: Test Waveform For Uplink Selector 
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Figure 45: Test Waveform For Address Recognizer 
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Figure 46: Test Waveform for Downlink Selector 
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Figure 49: Test Waveform for Test Case 3 
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Figure 50: Test Waveform for Test Case 4 
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Figure 51: Test Waveform for Test Case 5 
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Figure 52: Test Waveform for Test Case 6 
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Figure 53: Test Waveform for Test Case 7 
81 
2 
4 
5 
5 
7 
a 
9 
10 
11 
12 
13 
14 
15 
15 
17 
18 
19 
20 
21 
22 
23 
24 
